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[ 57 ] ABSTRACT
A gyrator circuit of the conventional configuration of
two amplifiers in a circular loop, one producing zero
phase shift and the other producing 180° phase rever-
sal. All active elements are MOS field effect
transistors. Each amplifier comprises a differential am-
plifier configuration with current limiting transistor,
followed by an output transistor in cascode configura-
tion, and two load transistors of opposite conductivity
type from the other transistors. A voltage divider con-
trol circuit comprises a series string of transistors with
a central, voltage input to provide control, with loca-
tions on the amplifiers receiving reference voltages by
connection to appropriate points on the divider. The
circuit produces excellent response and is well suited
for fabrication by integrated circuits.
31 Claims, 5 Drawing Figures
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GYRATOR EMPLOYING FIELD EFFECT ductance, g, times output resistance, R0, for a MOS
TRANSISTORS FET is about one order of magnitude smaller than that
ORIGIN OF THE INVENTION of bipolar transistors. That limits the Q of the gyrator toUK1U1IN Ub 1Mb INVbN IIUIN
 & ^^ ^ va)ue ^ ^^ 5Q jf ^  ordinary comp,e.
The invention described herein was made in the per- 5 mentary output stage is used.
formance of work under a NASA contract and is sub- To overcome this drawback, a complementary
ject to the provisions of Section 305 of the National cascode circuit is used, which provides in a typical case
Aeronautics and Space Act of 1958, Public Law an output resistance of 20 megaohms at a drain current
85-568 (72 Stat. 435; 42 U.S.C. 2457). of 0.4 milliamperes, thereby exceeding the correspond-
BACKGROUND OF THE INVENTION ing values obtained bV b'P°lar complementary stages.
O values in excess of 500 have been confirmed.
This invention relates to gyrator circuits and, more No circuit closely comparable to the present inven-
specifically, to such circuits comprising field effect tion is known to have a complementary cascode or
transistors.
 ]5 Darlington output configuration driven by a differential'
Gyrator circuits are circuits which reverse or invert amplifier,
the apparent effect of circuit elements and thereby
produce one impedance while actually employing an SUMMARY OF THE INVENTION
element having the opposite impedance. Gyrators are ... . , . .
 f ... . . .,
- . ° *
v v
. . . ' . It is a primary object of this invention to provide a
now of great importance to produce inductance from
 7n . .. ..
 J
. . „ , . /, . .
capacitors rather than coils in integrated
 circuitS;
 20
 gyrator circuit wh.ch functions well and is fabricated
printed circuits, and the like since coils or similar ele- fhr^Cea"y a"d economlcal|y m integrated circuits and
ments are not readily produced in such circuitry and, in ... . , . , ,. .
fact, are quite impractical in some instances. Gyrators ll IS also a Pnmary obJect of thls "venuon to provide
of the kind of interest may simulate elements including
 25
 a
 gyrator Clrcult wlth electrical variation of gyration re-
inductors, de-transformers, coupled capacitors and sistance so that control is by variation of an applied
floating capacitors, such simulation being important voltage.
contributions to integrated circuit technology. Since h is- similarly, a primary object of this invention to
the response of some gyrators may be controlled by ex- provide a gyrator circuit the gyration resistance and,
ternal control voltages, time-variable elements have 30 correspondingly, the effective impedance presented to
been simulated. the driving circuit, of which may be readily varied.
Gyrator technology is at present somewhat active, It is another object of this invention to provide a
and includes various circuits employing voltage con- gyrator circuit with low power requirements,
trolled current sources, cascode configurations, dif- It is a similar object of this invention to provide a
ferential amplifiers, floating circuits, and circuits em- 35 gyrator circuit with high O.
ploying only field effect transistors as the active ele- It is a similar object of this invention to provide a
ments. In general, some voltage controlled current gyrator circuit in which the gyration resistance may be
sources (VCCS) have produced good quality gyrators, varied considerably with no substantial degradation of
but other circuits have been unsatisfactory, especially Q.
with regard to stability, and the desired high O and 40
 h is a more specjfic object of this invention to pro-
wide frequency range.
 vide a gyrator circuit with active elements which are all
The present invention employs the voltage con- fleid effect transistors.
trolled current source concept of two amplifiers, one ,t is a more speciflc object of this invention to pro-
inverting and one non-inverting, connected in a nega- vide a circuit design incorporating a cascode configura-
tive feedback loop. The input and output resistances 45
 tion and transistors of com lement t in the out.
are sufficiently high so that the circuit is essentially
 {
responsive to voltage and not current characteristics of ,t .g another more spedfic Qbject of ^ invention to
e mpu . . provide a gyrator circuit in which the internal re-in order to obtain a high output resistance, comple- " , *.'. . _
. . -ii i j • .u . 50 sistance, which influences gyration resistance, has no
mentary transistors were typically employed i n t h e out- . « , . , , 6 J
* r .t 1//-./-.0 ^ • •* \. influence on dc levels,put stage of the VCCS. Those circuits, however, em- , . , .
ployed bipolar transistors and the transistors of dif- U 1S another object of th.s invention to provide a
ferent conductivity type when in integrated circuits gyrator circuit having high Q at high gyration resistance
deteriorated, leading to a comparatively low Q of the and low power consumption.
gyrator. Because of the reduction of current gain with 55 UIS another, more specific object of this invention to
decreasing collector current, such gyrators with low Provlde a 8yrator circuit Wlth variable gyration re-
power consumption show very low Q. Additionally, sistance which avoids use of MOS transistors as varia-
bipolar transistors introduce excessive phase shift when ble resistors, since MOS transistors are severely limited
used in Darlington configuration to achieve high input by nonlinear characteristics.
resistance, leading to unwanted oscillations, and 60 't « a more general object of this invention to pro-
bipolar transistors are not well suited to circuits in vide a gyrator which operates well at high frequencies,
which the gyration resistance is adjusted electronically. It is, similarly, an object of this invention to provide a
Since the input resistance to a field effect transistor is gyrator circuit which operates well and with compara-
quite high, those elements are well suited to VCCS cir- ,. lively high Q over a wide frequency range,
cuits. The input resistance to a metal-oxide semicon- It is another, more general object of this invention to
ductor field effect transistor (MOS FET) is in the order provide a basic gyrator circuit which may be readily
of 10" ohms. However, the product of transcon- adapted to semifloating and floating designs.
3,715,693
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In accordance with this invention, the circuit com- and drain terminals, however, usually may still be
prises two, essentially similar amplifiers, one connected identified conceptually, and, accordingly, the terminals
to the other with phase inversion and the other con- generally are so identified in the terminology used
nected to the first without phase change, the input of herein. The gate element is a control input to the field
one presenting a terminal to be driven by an external 5 effect transistor and functions with the source to con-
circuit and the input of the other presenting a terminal trol signals passed between the source and the drain,
to be connected to an element the impedance of which The conductivity type of the transistors refers to the
is to be inverted. The active elements preferably are all conductivity characteristics, whether the conventional
field effect transistors, particularly MOS FETs. Each N or P, of the source-to-drain path (channel) of the
amplifier has a differential amplifier stage of two of the transistor, and the main body of the transistor is of the
FETs. The output is connected in cascode with a opposite conductivity type.
transistor of the same conductivity type. The output to The basic, preferred circuit in accordance with this
that is connected to an FET of opposite conductivity invention is shown in FIG. 2. All active devices in the
type, preferably two such FETs in cascode. Each ., circuit are metal oxide semiconductor field effect
transistor of the differential amplifier preferably is also transistors (abbreviated as MOS FET and also known
connected to a current limiting FET. A voltage divider as insulated-gate field effect transistors). The amplifier
circuit comprising a string of FET transistors in source- A, of FIG. 1 corresponds to the assembly within dotted
to-drain configuration is connected to 0 volts and to a outline 10 in FIG. 2. Similarly, the amplifier A.J in FIG.
higher voltage source. A variable control voltage is 20 1 corresponds to the assembly within dotted outline 12
connected to the central transistor, and reference volt- in FIG. 2. The central string of elements, within dotted
age levels for the amplifiers are tapped from the voltage outline 14, is a voltage divider circuit,
divider, to thereby electrically vary the drain current of Because of their largely identical arrangement and
the amplifiers and the corresponding effective output. function, the individual elements of the two amplifiers
Floating circuits may be provided by the inclusion of 25 will be given the same numeral, followed by the letter
corresponding elements so that the terminals appear "a" for elements of amplifier AI and "b" for elements
across the corresponding points of differential circuits of amplifier A2. In discussing the amplifiers in a context
and are connected as the differential inputs of the am- which applies to either, the letters will not be specified,
plifiers. FET 18a and FET 20a function as a differential am-
Other objects, features, advantages, and charac- 30 pHfier stage with respect to the signals appearing on
teristics of the invention will be apparent from the fol- line 22a to the gate of FET 18a and line 24a to the gate
lowing description of preferred embodiments, as illus- of FET 20a. Line 24a is directly connected to terminal
trated from the accompanying drawings. 2, and line 22a is directly connected to the voltage di-
vider circuit. The source terminal of FET 18 is con-
BRIEF DESCRIPTION OF THE DRAWINGS 35
 nected to the source termina, of FET 2fl through fe.
FIG. 1 is a schematic illustration of the general cir- sistor 26. The source terminal of FET 18a is also con-
cuit. nected to 0 volts or ground through the drain terminal
FIG. 2 is a detailed circuit diagram of the basic, of FET 28a and the source terminal of FET 20a is con-
preferred embodiment.
 40 nected to 0 volts or ground through the drain terminal
FIG. 3 is a graphical representation of characteristics of FET 30a. The gate terminals of FET 28a and FET
of a representative circuit in accordance with this in- 30a are connected together by line 32a, which is con-
vention, nected to a point on the voltage divider and is also con-
FIG. 4 shows a semifloating circuit in accordance nected to the gate of the final load transistor FET 346
with this invention and based directly upon the circuit 45 in the other amplifier stage,
of FIG. 2. All of the transistors FETs 18a, 20a, 28a, 30a, and
FIG. 5 shows a full floating circuit in accordance 36a are of the same conductivity type, in this case the
with this invention and based directly upon the circuit channel is of the N conductivity type, and, accordingly,
of FIG. 2. a positive signal present at the gate tends to increase
nP^ruiPTinN OFTHF PRFFFRRFn 50 source-to-drain conduction. The corresponding FETsDESCRIPTION OF THE PREFERRED
 m m m 3Qb and 36fc Qf amplifier Aj are of the
EMBODIMENTS opposite conductivity type. Similarly, FET 34a and
The system is comprised of two amplifiers in a circu- FET 346 are of opposite conductivity type. The sources
lar loop with the output of one producing zero phase of FETs 286 and 306 are connected to a -1-20 volt
change and the other producing 180° phase reversal. 55 source.
The basic arrangement is a conventional gyrator system The drain of FET 20 is connected to the source of
and is shown in general form in FIG. 1. The circuit is FET 36. This connection between FET 20 and FET 36
reciprocal, and the input signal may drive either the is a standard cascode configuration, which yields high
amplifier with phase reversal or the one without. Con- gain. In general, the cascode configuration is a known
nection of an electrical element of a given kind at the 60 design in which an input stage with the source con-
terminal 1 or 2 in FIG. 1 causes the reciprocal element nected to a reference potential drives a second stage
to effectively appear at the other terminal 1 or 2. For having the grid connected to a reference potential,
example, a conventional capacitor connected to ter- The drain of FET 36 is connected to the drain of FET
minal 2 results in an inductance appearing at terminal ,, 38, which is of conductivity type opposite to that of the
1. the previous transistors (P for FET 38a and N for FET
Field effect transistors may be perfectly symmetrical 386). Transistor FET 38 is connected in standard
and reciprocal between source and drain. The source cascode configuration with FET 34, which is of the
3,715,693
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same conductivity type as the transistor FET 38 to responding transconductance. The resistors 26 may be
which it is connected. The drain-drain connection loca- supplied in various forms, such as by integration on the
tion of FETs 360 and 380 is directly connected to ter- chip, by application of an external resistor, or by the rc-
minal 1 and to the amplifier At through line 246. sistors being MOS variable resistors.
The gates of FETs 360 and 380 are connected 5 More generally! by conventional circuit analysis fora
together and to the voltage divider through line 40. The symmetrical circuit, the gyration resistance is a func-
gate of FET 340 is connected to the gates of current tion of the transconductance of each amplifier, gm, and
control FETs 286 and 306 of the other amplifier by line the resistance of the input stage, which in equation
326. The source of FET 340 is connected directly to the form is:
+20 volt source, and the source of FET 346 is con- I0 _2 + gm-fi2toor..,b
nected directly to the ground. r i o r i — —
To provide zero phase shift, the input connection on
line 246 from the output of amplifier A, to the dif- Also, the transconductance, gm, is proportional to the
ferential amplifier stage of FET 186 and FET 206 is
 (5 square root of the drain current, ID, of the amplifier in-
reversed from the corresponding connections of ter- volved.
minal 2 to A,. Accordingly, the line 246 is connected to The voltage divider 14 provides reference voltages to
the gate of FET 186 and the line 40 is connected to the the gates of the transistors of the amplifiers 10 and 12,
gate of FET 206. The interconnected design of am-
 and thus controls the 1D. Thus, the v&ltage VC1 which is
plifiers A, and A2 is facilitated by each corresponding 20 an externally variable input, determines the current in
element in the amplifiers being of opposite conductivi-
 the voltage divider and thereby controls gm of the am-
ty type. plifiers and the corresponding gyration resistance, r,,
 2.
The voltage divider circuit 14 comprises a string of
 The amount of variation of the gyration resistance
MOS FETs of different conductivity type connected depends on the values of R26. For large R26 the variation
between the 4-20 volt source and the 0 volt source. The 25
 is very smaU ieading to gyrators of high reliability the
central FET 50 may be of either conductivity type; its
 gyration resistance of which is very insensitive to
voUa'S C°nne€ted t0 thC variable source V' of contro1 supply voltage variation or temperature changes. The
_ ^
e
' , , largest variation of the gyration resistance appears
One of the other terminals of FET 50 is connected to when/? =O
the drain of FET 52, of N conductivity type, the same 30
 whf,™o™of ,he termina)s j or 2 is ,oaded b an im.
conductivity type as that of the transistors of the dif-
 dance z the im dance simulated at the other ter.
ferential amplifier stage of A,. That terminal is also
 mjna) ig (rr )/CZ)t or ^.raC when one of the ter.
d.rectly connected to hne 22a, whtch is connected to
 mjna,s js ,oaded b a acitor of capacitance C.
the gate ofFET 180 and the gates of FETs 366 and 386, Variations of L of 1:18 have been obtained. This
and also to the gate of FET 52 .tself. method of varying the gyration resistance is far more
The source of FET 52 is connected to the drain of . . .. .? t\,r\c • . • ui
___ ,. , ,., ... -T-, • • • convenient than the use of MOS transistors as variableFET 54, also of N conductivity type. That junction is . . .. , , .. . . . . .
. . j . i - -,-. v i. • j- .1 . j resistors, which have nonhneanties severe y limiting
also connected to line 32fl, which ,sd,rectly connected the maximum input voltage,
to the gates of FETs 280 300, and 346, and also to the
 4Q Sjnce
 P
 J^
 has on [j}
gate of FET 54 itself. The source of FET 54 is con- „ .. . . ... . .
. j. .u n i. • _ • ! _ • j
 f L. i. fluence on the drain current, the gyration resistance isnected to the 0 volts, which is at one end of the voltage . ... . . , ..
divider circuit very lnsensitlve to supply voltage changes. More
At the other half of the voltage divider, the other ter- sPf >?""*• 'heu sensitivity to supply voltage changes is
minal of FET 50 is connected to the drain terminal of
 45
 on|y ' /40° of the ^nsitivity to variations of the control
FET 56, of P conductivity type. That terminal is also voltaSe V" lf the contro1 inPut V" is Connected to the
directly connected to the line 40, which is connected to drain of FET 50 <such as line 40 when FET S0 is an N'
the gates of FETs 36a and 380 and the gate of FET 206, channel FET), then the control can be obtained by
and also to the gate of FET 56 itself. varying the supply voltage instead of Vc. However, a
The source of FET 56 is connected to the drain of 50 control by means of Vr has the advantage of not con-
FET 58, also of P conductivity type. That junction is suming any power from the control signal source,
also connected to line 326, which is connected to the FIG- 3 illustrates actual circuit measurements where
gates of FETs 286, 306, and 340, and also to the gate of the resistors 26 (R!8o «,„„ 266) are zero and the circuit is
the FET 58 itself. The source of FET 58 is connected to otherwise that of FIG. 2. An advantage particularly il-
the +20 volt source at one end of the voltage divider. 55 lustrated in FIG. 3 is that the output resistance of the
In operation, an impedance element the impedance amplifier is indirectly proportional to the value of ID,
of which is to be effectively inverted, which typically is yielding high Q at high gyration resistance accom-
a capacitor, is connected to one of the terminals 1 or 2. panied by low power consumption (not believed to be
The inverted impedance will appear at the other ter- known in circuits employing bipolar transistors). More
minal. For example, when a capacitor is connected 60 precisely, the output resistance increases with the
across the terminal 2 and ground, an inductance ap- square of the gyration resistance,
pears at terminal 1. The aspect ratio of the field effect transistors, the
Since the amplifiers 10 and 12 each consist of only width W of the channel divided by the length L of the
one stage, only a' small inherent phase lag is ex- channel, was approximately 300 for the transistors of
perienced in the amplifiers. The resistors 26 affect the the circuit which is the subject of FIG. 3. For equal cur-
transconductance g,
 or,, and the gyration resistance, r, rent, the quality Q of the circuit is proportional to the
or i, is, of course, the direct reciprocal of the cor- aspect ratio W/L.
3,715,693
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No degradation of 0 occurs for gyration resistances minal, the other of said control inputs of said first am-
up to 100 kilohms. A gyration resistance of 100 plifier being connected to a source of reference poten-
kilohms results in a simulated inductance L of 10* H tial, at least one field effect transistor connected to the
per microfarad of load capacitor. The cascode output output of said field effect transistor of said first amplifi-
directly incorporated in the differential amplifier yields 5 er in a first cascode configuration; a second, dif-
comparatively high frequency operation, especially ferential amplifier stage comprising at least two active
when the technology provides for self-alignment of the elements having control inputs, at least one of said ac-
gate. The values of the resistances 26, which determine live elements producing an output of said second am-
the gyration resistances, have no influence on dc levels. plifier and being a field effect transistor, one of said
The semifloating gyrator (illustrated in FIG. 4) and control inputs of said second amplifier being connected
the floating gyrator (illustrated in FIG. 5) are alternate to a second terminal and to the output of said first
embodiments which employ the basic circuit previously cascode configuration with said output being substan-
discussed. tially the same phase as the input of said first amplifier,
In the semifloating gyrator of FIG. 4, only the output
 [5 the other of said control inputs of said second amplifier
terminal 1 is provided with a corresponding terminal being connected to a source of reference potential, at
1', which is connected to a branch containing FETs least one field effect transistor connected to the output
36aoc, 3Sax, and 34ax, which correspond directly in of said field effect transistor of said second amplifier in
position in the circuit to output elements FETs 360, a second cascode configuration, the output of said
38a, and 340. The branch comprising FETs 36ax, 380.x, 20 second cascode configuration being connected to said
and 34ax is connected to the +20 volt source in parallel first terminal with said output being substantially the
with the branch comprising FETs 36a, 38a, and 340. reversed phase of the input of said second amplifier.
Accordingly, the terminals 1 and 1' are in a differential 2. The gyrator circuit as in claim 1 also including a
circuit, and this differential circuit is connected to the voltage divider circuit having an input terminal for a
gates of transistors 186 and 20ft by lines 246 and 24bx 25 control voltage, said reference potentials being pro-
as the differential signal to the amplifier 12. vided by connection to said voltage divider circuit.
The semifloating circuit of FIG. 4 provides Simula- 3. The gyrator circuit as in claim 2 in which said voli-
tion of a floating element, such as an inductor, at the age divider circuit comprises at least three field effect
port 1-1' by loading the gyrator by a grounded ele- transistors connected in series between two, different
ment, such as a capacitor, at 2. This is broadly useful, in 30 potential sources, said input terminal is connected to
filters and other circuits, where a non-grounded ele- the gate of the central of said series connected
ment is needed. transistors, and said reference potentials are provided
In FIG. 5, both terminals are floating. The connec- by connection directly to different, individual ones of
tion is essentially a duplication of the design of FIG. 4, the other two terminals of said central transistor,
with the circuitry of terminals 1 and 1' being as 35 4. The gyrator circuit as in claim 1 in which said field
described and with the additional circuit of FETs 36bx, effect transistors of said first amplifier and said first
38ftjr, and 34bx connected in a design so that the ele- cascode configuration are of one conductivity type and
ments of the branch directly correspond in a dif- said field effect transistors of said second amplifier and
ferential circuit to elements 36ft, 38ft, and 34ft. The .„ said second cascode configuration are of the opposite
branch comprising elements 36fcjc, 38ftx, and 34ft* is conductivity type.
connected to the 0 volt source in parallel with the 5. The gyrator circuit as in claim 4 also including a
branch comprising FETs 36ft, 38ft, and 34ft. Lines 24a voltage divider circuit having an input terminal for a
and 240* connect the points 2 and 2' as the two dif- control voltage, said reference potentials being pre-
ferential inputs to the other amplifier.
 45 vided by connection to said voltage divider circuit.
Use of a differential circuit design to obtain a non- 6. The gyrator circuit as in claim 5 in which said volt-
grounded terminal or port is known generally in this age divider circuit comprises at least three field effect
technology All three types of gyrators (nonfloating, transistors connected in series between two, different
semifloating, and full floating) are based upon the same potential sources, said input terminal is connected to
novel design with the differential amplifier used in all 50 the gate of the central of said series connected
forms and the differential output used with the floating transistors, said reference potentials are provided by
terminals. connection directly to different, individual ones of the
Other variations of the invention described will be other two terminals of said central transistor, and the
apparent, and variations may well be developed which transistor of said series connected transistors con-
employ more than ordinary skill in this art, but 55 nected between each said reference-potential connec-
nevertheless employ the basic contribution and ele- tion and an end of said voltage divider circuit being of
ments of this invention. Accordingly, patent protection the same conductivity type as the said transistors of the
should not be essentially limited by the preferred em- amplifier stage and cascode configuration to which the
bodiment disclosed, but should be as provided by law reference potential is connected,
with particular reference to the accompanying claims. 60 7. The gyrator circuit as in claim 4 in which said out-
What is claimed is: put of said first cascode configuration is connected in
1. A gyrator circuit comprising a first, differential drain-to-drain series to at least one field effect
amplifier stage comprising at least two active elements transistor of opposite conductivity type from the
having control inputs, at least one of said active ele- transistors of said first amplifier and said first cascode
ments producing an output of said first amplifier and configuration and in which said output of said second
being a field effect transistor, one of said control inputs cascode configuration is connected in drain-to-drain
of said first amplifier being connected to a first ter- series to at least one field effect transistor of opposite
3,715,693
9 10
conductivity type from the transistors of said second transistor connected to the central transistor and one of
amplifier and said second cascode configuration. said two potential sources, each being of the same con-
8. The gyrator circuit as in claim 7 also including a ductivity type as the said transistor connected to the
voltage divider circuit having an input terminal for a central transistor to which it is connected, the gate of
control voltage, said reference potentials being pro- 5 each being connected to the gates of the two said other
vided by connection to said voltage divider circuit. transistors which are connected to a potential source of
9. The gyrator circuit as in claim 8 in which said volt-
 a said amplifier comprising transistors of that same
age divider circuit comprises at least three field effect conductivity type and to the location of connection of
transistors connected in series between two, different the two transistors of that same conductivity type in
potential sources, said input terminal is connected to 10 said voltage divider circuit.
the gate of the central of said series connected 13. The gyrator circuit as in claim 12 in which the
transistors, said reference potentials are provided by output from said first cascode configuration is con-
connection directly to different, individual ones of the nected to one of said two transistors in said second am-
other two terminals of said central transistor, the plifier which are connected respectively to said ter-
transistor of said series connected transistors con- minal and to said reference potential and in which the
nected between each said reference-potential connec- output from said second cascode configuration is con-
tion and an end of said voltage divider circuit being of nected to the transistor in said first amplifier which cor-
the same conductivity type as the said transistors of the responds to the transistor in said second amplifier other
amplifier stage and cascode configuration to which the
 2o than the one of said two transistors to which said output
reference potential is connected, the gate of the from said first cascode configuration is connected to
transistor in said first cascode configuration connected said second amplifier.
to the transistor of opposite conductivity type and the 14. The gyrator circuit as in claim 10 in which each
gate of that transistor of opposite conductivity type are said transistor of opposite conductivity type connected
connected to said reference potential connected to said 25 to each said cascode configuration is connected in
second amplifier, and the gate of the transistor of said source-to-drain series with another field effect
second cascode configuration connected to the transistor of the same conductivity type,
transistor of opposite conductivity type and the gate of 15. The gyrator circuit as in claim 12 in which each
that transistor of opposite conductivity type are con- said transistor of opposite conductivity type connected
nected to said reference potential connected to said 30 to each said cascode configuration is connected in
first amplifier. source-to-drain series with another field effect
10. The gyrator circuit as in claim 7 in which said transistor of the same conductivity type, and in which
first and said second differential amplifier stages each the gate of each said another transistor is connected to
comprise at least 'four field effect transistors, two of the location of connection of the two transistors which
said transistors in each said amplifier being connected 35 are both of that same conductivity type connected to
respectively to said terminal and to said reference the central transistor in said voltage divider circuit,
potential and being connected together source-to- 16. The gyrator circuit as in claim 15 in which the
source through a resistor, each of said two transistors output from said first cascode configuration is con-
being connected source-to-drain through individual of . nected to one of said two transistors in said second am-
the other of said four transistors to a potential source. plifier which are connected respectively to said ter-
11. The gyrator circuit as in claim 10 in which the minal and to said reference potential and in which the
output from said first cascode configuration is con- output from said second cascode configuration is con-
nected to one of said two transistors in said second am- nected to the transistor in said first amplifier which cor-
plifier which are connected respectively to said ter-
 45 responds to the transistor in said second amplifier other
minal and to said reference potential and in which the than the one of said two transistors to which said output
output from said second cascode configuration is con- from said first cascode configuration is connected to
nected to the transistor in said first amplifier which cor- said second amplifier.
responds to the transistor in said second amplifier other 17. The gyrator circuit as in claim 1 in which at least
than the one of said two transistors to which said output so one of said terminals is connected in parallel with a cir-
from said first cascode configuration is connected to cuit branch which provides a differential response not
said second amplifier. referenced to ground to an input at that terminal, the
12. The gyrator circuit as in claim 9 in which said differential response being connected as the dif-
first and said second differential amplifier stages each ferential input to the said differential amplifier stage to
comprise at least four field effect transistors of the 55 which that terminal is connected.
same conductivity type, two of said transistors in each 18. The gyrator circuit as in claim 4 in which at least
said amplifier being connected respectively to said ter- one of said terminals is connected in parallel with a cir-
minal and to said "reference potential and being con- cuit branch which provides a differential response not
nected together source-to-source through a resistor, referenced to ground to an input at that terminal, the
each of said two transistors being connected source-to- 60 differential response being connected as the dif-
drain through individual of the other of said four ferential input to the said differential amplifier stage to
transistors to a potential source and in which the gates which that terminal is connected,
of said transistors in said voltage divider circuit con- 19. The gyrator circuit as in claim 7 in which at least
nected to the central transistor are connected to the one of said terminals is connected in parallel with a cir-
hearest terminal of said central transistor, and said volt- cuit branch which provides a differential response not
age divider circuit also includes field effect transistors referenced to ground to an input at that terminal, the
connected in source-to-drain series between each said differential response being connected as the dif-
3,715,693
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ferential input to the said differential amplifier stage to transistors which are connected to a potential source of
which that terminal is connected. : a said amplifier comprising transistors of that same
20. The gyrator circuit as in claim 7 also including a conductivity type and to the location of connection of
voltage divider circuit having an input terminal for a the two transistors of that same conductivity type in
control voltage, said voltage divider circuit comprising 5
 saj<j voltage divider circuit, and in which at least one of
at least three field effect transistors connected in series said terminals is connected in parallel with a circuit
between two, different potential sources, said input ter- branch which provides a differential response not
minal being connected to the gate of the central of said referenced to ground to an input at that terminal, the
series connected transistors, the gate of the transistor in differential response being connected as the dif-
said first cascode configuration connected to the ferential input to the said differential amplifier stage to
transistor of opposite conductivity type and the gate of which that terminal is connected.
that transistor of opposite conductivity type being con- 24. The gyrator circuit as in claim 23 in which the
nected to one of the two other terminals of said central output from said first cascode configuration is con-
transistor, the gate of the transistor of said second .. nected to one of said two transistors in said second am-
cascode configuration connected to the transistor of plifier which are connected respectively to said ter-
opposite conductivity type and the gate of that minal and to said reference potential and in which the
transistor of opposite conductivity type being con- output from said second cascode configuration is con-
nected to the other of said two other terminals of said nected to the transistor in said first amplifier which cor-
central transistor, the transistor of said series con- 20 responds to the transistor in said second amplifier other
nected transistors connected between the nearest of than the one of said two transistors to which said output
said two other terminals of said central transistor and from said first cascode configuration is connected to
an end of said voltage divider circuit being of the op- said second amplifier.
posite conductivity type to that of the transistor of the 25. The gyrator circuit as in claim 14 in which at
cascode configuration to which that said nearest ter- 25 least one of said terminals is connected in parallel with
minal of the central transistor is connected, and in a circuit branch which provides a differential response
which at least one of said terminals is connected in not referenced to ground to an input at that terminal,
parallel with a circuit branch which provides a dif- the differential response being connected as the dif-
ferential response not referenced to ground to an input ferential input to the said differential amplifier stage to
at that terminal, the differential response being con- 30 which that terminal is connected,
nected as the differential input to the said differential 26. The gyrator circuit as in claim 23 in which each
amplifier stage to which that terminal is connected. said transistor of opposite conductivity type connected
21. The gyrator circuit as in claim 10 in which at to each said cascode configuration is connected in
least one of said terminals is connected in parallel with source-to-drain series with another field effect
a circuit branch which provides a differential response 35 transistor of the same conductivity type, and in which
not referenced to ground to an input at that terminal, the gate of each said another transistor is connected to
the differential response being connected as the dif- the location of connection of the two transistors which
ferential input to the said differential amplifier stage to are both of that same conductivity type connected to
which that terminal is connected. . the central transistor in said voltage divider circuit.
22. The gyrator circuit as in claim 11 in which at 27. The gyrator circuit as in claim 26 in which the
least one of said terminals is connected in parallel with output from said first cascode configuration is con-
a circuit branch which provides a differential response nected to one of said two transistors in said second am-
not referenced to ground to an input at that terminal, plifier which are connected respectively to said ter-
the differential response being connected as the dif- 45 minal and to said reference potential and in which the
ferential input to the said differential amplifier stage to output from said second cascode configuration is con-
which that terminal is connected. nected to the transistor in said first amplifier which cor-
23. The gyrator circuit as in claim 20 in which said responds to the transistor in said second amplifier other
first and said second differential amplifier stages each than the one of said two transistors to which said output
comprise at least four field effect transistors of the so from said first cascode configuration is connected to
same conductivity type, two of said transistors in each said second amplifier.
said amplifier being connected respectively to said ter- 28. A gyrator circuit comprising two amplifiers cir-
minal and to said reference potential and being con- cularly connected, one to apply output signals phase-
nected together source-to-source through a resistor, reversed from its input to the input of the other and the
each of said two transistors being connected source-to- 55 other to apply signals of the same phase as its input to
drain through individual of the other of said four the input of the one, each amplifier comprising a first
transistors to a potential source and in which the gates field effect transistor having a control input, a second
of said transistors in said voltage divider circuit con- field effect transistor of the same conductivity type as
nected to the central transistor are connected to the said first field effect transistor connected to the output
nearest terminal of said central transistor, and said volt- 60 of said first field effect transistor in a cascode configu-
age divider circuit also includes field effect transistors ration, a third field effect transistor of opposite conduc-
connected in source-to-drain series between each said tivity type connected in drain-to-drain series to said
transistor connected to the central transistor and one of second transistor, and at least one fourth field effect
said two potential sources, each being of the same con- transistor connected in source-to-drain series with said
ductivity type as the said transistor connected to the first, second, and third transistors to limit source-to-
central transistor to which it is connected, the gate of drain to-drain current of said first, second, and third
each being connected to the gates of the two said other transistors.
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29. The gyrator circuit as in claim 28 in which said at
least one fourth transistor comprises one field effect
transistor of the same conductivity type as said third
transistor connected to said third transistor in cascode
configuration.
30. The gyrator circuit as in claim 28 in which said at
least one fourth transistor comprises one transistor of
the same conductivity type as said first transistor
directly connected in source-to-drain connection with
said first transistor and another transistor of the same
conductivity type as said third transistor directly con-
nected in source-to-drain connection with said third
transistor, the connection between said two amplifiers
10
being from the junction of said second and third
transistors of each amplifier to the control input of the
other amplifier.
31. The gyrator circuit as in claim 30 also including a
voltage divider circuit having an input terminal for a
control voltage, the gate of said one transistor of one
amplifier and said another transistor of the other ampli-
fier being connected to one point of said voltage di-
vider and the corresponding other gates being con-
nected to the opposite, corresponding point of said
voltage divider.
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